TUTORIAL VII

Introduction to Reversible Computing

Kalyan S. Perumalla
Oak Ridge National Laboratory, Tennessee, USA
perumallaks@ornl.gov

TUTORIAL DESCRIPTION
This tutorial provides an introduction to the concept of reversible computing, adopting an expanded view: in addition to a quick overview of the traditional energy-motivated hardware viewpoint, it provides an in-depth coverage of an emerging application-motivated software approach to reversible computing. It is useful for understanding different novel ways in which reversible computing offers potential in large-scale computing (such as the envisioned exa-scale developments) complementing current approaches. The significance of generalized reversible computing to future parallel processing is illustrated in the context of fault tolerance, debugging, and synchronization in future very large-scale supercomputing. The tutorial covers theory, hardware and software aspects, salient fundamental limits, complexity analyses, algorithms, and automation approaches for reversible computing. Paradigms to relax conventional forward-only programming to reversible programming will be presented, including “compute-copy-uncompute” and “compute-rollback-commit” paradigms for low-power computing and optimistic parallel synchronization respectively. Practical algorithms will be presented for reversibility of common operations such as dynamic memory allocation and random number generation from complex distributions. Recent results will be presented indicating the possibility of overcoming the memory wall in some applications via reliance on software-level reversible computing instead of on checkpointing. Concepts underlying the design of new reversible programming languages will be articulated, and current compilation approaches for reversible execution of existing programs will be described with an initial case study on the C language. Outstanding challenges will be identified in a wider adoption of reversible computing in parallel processing, including reversible computer arithmetic and input/output interfaces, for which a few novel directions will be presented.

TUTORIAL OUTLINE
The following is the general outline of the topics covered in the tutorial.

• Background - Concepts, Related concepts, History, Terminology
• Motivation
  o Low-power/adiabatic Computing, Quantum Computing
  o Processor Architectures, Speculative Computing, VLIW, Super-Criticality
  o Exascale Computing: Fault Tolerance, Debugging, Synchronization
• Theory
  o Fundamental results - Bit erasure, Landauer limit, “Bennett’s Trick”
  o Reversible Turing Machines (TM), Reversible simulation of irreversible TM
  o Time vs. Space Complexity Analyses; Pebble games
• Reversible Hardware
  o Basic concepts – Gates, Reversibility, Universality, Toffoli gate, Fredkin gate
  o Reversible Instruction Set Architectures - Pendulum, Rollback chip
  o Spectrum - Circuits, Processors, Instruction Sets, Compilers, Languages, Models
• Reversible Software
  o Relaxation of Computational Paradigms for Reversibility
  o Reversible Programming Languages Overview
  o Salient Janus Language Constructs and Examples
  o Unified Approach Combining Reversible Computation and Checkpointing
  o Compilation Approach and Case Study of Reverse C Compiler
  o Reversible Random Number Generation
  o Reversible Dynamic Memory Allocation
  o Reversible Numerical Computation Challenges and Solution Approaches
  o Benchmark Results – Reversible Computing for Rollback-based Recovery in Fault Tolerance

SELECTED REFERENCES


REQUIREMENTS AND TARGET AUDIENCE
Although the topic of reversible computing is relevant across many disciplines, this particular offering will be primarily customized for an audience of computer scientists. Further, some familiarity with parallel or distributed computing (at senior undergraduate or higher level) will be assumed. The tutorial is suitable for computer scientists interested in gaining exposure to the relatively unconventional concept of reversible computing. The audience can gain an appreciation of the distinction between hardware versus software aspects of reversible computing and their respective applicability in the short-term and longer-term. The audience will gain a quick snapshot of classical results, recent developments, and future outlook with respect to reversible computing-based algorithms, runtime systems, libraries, and hardware implementations.

TUTORIAL DURATION

The tutorial material will be presented in a 2.5-hour session.

A/V AND EQUIPMENT

A standard projector and screen is sufficient for this tutorial.

INSTRUCTOR BIOGRAPHY

Kalyan Perumalla, Ph.D., is a senior R&D staff member and manager at the Oak Ridge National Laboratory. He is the founding Group Leader of the Discrete Computing Systems Group in the Computational Sciences and Engineering Division. He also serves as an adjunct professor in the School of Computational Sciences and Engineering at the Georgia Institute of Technology.

Dr. Perumalla is a winner of the US Department of Energy Early Career Award in Advanced Scientific Computing Research, 2010-2015, providing $2.5 million for research dedicated to reversible software at Exascale. His primary research contributions are in the application of reversible computation to high performance computing and in advancing the vision of a new class of supercomputing applications using parallel discrete event simulations. He has published articles and delivered distinguished lectures and invited tutorials on these topics. His recent book *Introduction to Reversible Computing* is among the first few in its area. He co-authored another book, three book chapters, and over 100 articles in peer-reviewed conferences and journals. Four of his co-authored papers received the best paper awards, in 1999, 2002, 2005 and 2008, and two were finalists in 2010. His research prototype tools in parallel and distributed computing have been disseminated to research institutions worldwide. He earned his Ph.D. in computer science from the Georgia Institute of Technology in 1999. Dr. Perumalla serves as program committee member, editorial board member, and reviewer for multiple international conferences and journals in computing.